TTC Standalone Driver

This page gives an overview of ttcps driver which is available as part of the Xilinx Vivado and SDK distribution.

Table of Contents


This page gives an overview of ttcps driver which is available as part of the Xilinx Vivado and SDK distribution.

Driver Sources

The source code for the driver is included with the Vitis Unified Software Platform installation, as well as being available in the Xilinx Github repository. 

Driver Name

Path in Vitis

Path in Github


<Vitis Install Directory>/data/embedded/XilinxProcessorIPLib/drivers/ospipsv

Note: To view the sources for a particular release, use the rel-version tag in github.  For example, for the 2020.1 release, the proper version of the code is:

The driver source code is organized into different folders.  The table below shows the ttcps driver source organization. 



Provides the API and data structure details


Driver .tcl , .mdd and .yaml files


Example applications that show how to use the driver features


Driver source files, make and cmakelists file

Note: The .yaml(in data folder) and CMakeLists.txt(in src folder) files would be used in System Device Tree based flow.

Driver Implementation

For a full list of features supported by this IP, please refer Zynq/ZynqMP/Versal TRM.

Features Supported

  • Three independent 32-bit timer/counters for ZynqMP/Versal and 16-bit timer/counter for Zynq
  • Clock can be selected from:
    • Internal PS bus clock (CPU_1x)
    • Internal clock (from PL)
    • External clock (from MIO)
  • 16-bit pre-scalar for clock
  • Three interrupts, one for each counter
  • Support both increment and decrement counting
  • Interrupt on overflow, at regular interval, or counter matching programmable values
  • Ability to generate waveform output (e.g. PWM) through the MIO
  • Support waveform output to the PL

Known issues and Limitations
  • None

Example Applications

Refer to the driver examples directory for various example applications that exercise the different features of the driver. Each application is linked in the table below. The following sections describe the usage and expected output of the various applications.  These example applications can be imported into the Vitis IDE from the Board Support Package  settings tab. 

Links to Examples

Examples Path:

Test Name

Example Source

TTC interrupt examples




These examples demonstrates TTC interval mode and match mode functionality with interrupts.
TTC low level example


This examples uses TTC timer/counter to generate square wave  output on waveform output pin. It works on polling mode.

Example Application Usage

TTC interrupt example

This example uses 2 timer counters, one in interval mode and other in match  mode. It uses interrupt mode.

Expected output
TTC Interrupt Example Test
Successfully ran TTC Interrupt Example Test

TTC rtc example:

This example uses one timer/counter to make a real time clock. The number of seconds elapsed are displayed on
the console till 121 seconds are elapsed.

Expected output
Starting Timer RTC Example
Successfully ran ttcps rtc Example

TTC low level example

This example uses triple timer counter in polled match mode to generate square wave output on waveform out pin.

Expected output
TTC Lowlevel Interrupt Example Test
Successfully ran Lowlevel TTC Interrupt Example Test

TTC tapp example

This example uses triple timer counter to generate interrupt and update a flag which is checked in the interrupt example to confirm whether the interrupt is generated or not.
Expected output
Starting Timer interrupt Example
Successfully ran ttcps tapp Example


  • Driver examples are not ported to system device tree flow







© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy