sdirxss Driver


Table of Contents


Introduction

This page gives an overview of sdirxss driver which is available as part of the Xilinx Vivado and SDK distribution.

Source path for the driver:
https://github.com/Xilinx/embeddedsw/tree/master/XilinxProcessorIPLib/drivers/v_sdirxss
sdirxss
|
-- doc - Provides the API and data structure details
|
- examples - Reference application to show how to use the driver APIs and calling sequence
|
- src - Driver source files

Core and Driver supported features:

• Support for 2 pixel per sample.
• 10-bit per color component.
• Supports YUV 4:2:2 color space.
• AXI4-Lite interface for register access to configure different subsystem options.
• Standards compliance: ° SMPTE ST 259: SD-SDI at 270 Mb/s.
° SMPTE RP 165: EDH for SD-SDI.
° SMPTE ST 292: HD-SDI at 1.485 Gb/s and 1.485/1.001 Gb/s.
° SMPTE ST 372: Dual Link HD-SDI.
° SMPTE ST 424: 3G-SDI with data mapped by any ST 425-x mapping at 2.97 Gb/s and 2.97/1.001 Gb/s.
° SMPTE ST 2081-1: 6G-SDI with data mapped by any ST 2081-x mapping at 5.94 Gb/s and 5.94/1.001 Gb/s.
° SMPTE ST 2082-1: 12G-SDI with data mapped by any ST 2082-x mapping at 11.88 Gb/s and 11.88/1.001 Gb/s.
° Dual link and quad link 6G-SDI and 12G-SDI are supported by instantiating two or four UHD-SDI Receiver subsystems.
° SMPTE ST 352: Payload ID packets are fully supported.

Test cases

https://github.com/Xilinx/embeddedsw/tree/master/XilinxProcessorIPLib/drivers/v_sdirxss/examples

© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy