/
Video Frame Buffer Read
Video Frame Buffer Read
Table of Contents
Introduction
This page gives an overview of Video Frame Buffer Read driver which is available as part of the Xilinx Vivado and SDK distribution.
Source path for the driver:
https://github.com/Xilinx/embeddedsw/tree/master/XilinxProcessorIPLib/drivers/v_frmbuf_rd
v_frmbuf_rd
|
-- Doc - Provides the API and data structure details
|
- Examples - Reference application to show how to use the driver APIs and calling sequence
|
- Source - Driver source files
Controller and Driver Features Supported:
- AXI4 Compliant
- Streaming Video Format support for: RGB,
- RGBA, YUV 4:4:4, YUVA 4:4:4, YUV 4:2:2, YUV 4:2:0
- Memory Video Format support for: RGBX8, BGRX8, YUVX8, YUYV8, UYVY8, RGBA8, BGRA8,
- YUVA8, RGBX10, YUVX10, Y_UV8, Y_UV8_420, RGB8, BGR8, YUV8, Y_UV10, Y_UV10_420, Y8, Y10
- Provides programmable memory video format
- Supports progressive and interlaced video
- Supports 8 and 10-bits per color component on
- stream interface and memory interface
- Supports spatial resolutions from 64 x 64 up to 8192 x 4320
- Supports 4K60 in all supported device families.
Test cases
Refer below pah for testing different examples for each feature of the IP.https://github.com/Xilinx/embeddedsw/tree/master/XilinxProcessorIPLib/drivers/v_frmbuf_rd/examples
Known Issues
- AR68764 - LogiCORE Video Frame Buffer Read - Release Notes and Known Issues for the Vivado 2017.1 tool and later versions
, multiple selections available,
Related content
Video Framebuffer Read
Video Framebuffer Read
More like this
Video Framebuffer Write
Video Framebuffer Write
More like this
Video Frame Buffer Write driver
Video Frame Buffer Write driver
More like this
Video Scene Change Driver
Video Scene Change Driver
More like this
Zynq UltraScale+MPSoC VCU TRD 2019.2 - Xilinx Low Latency PL DDR XV20 SDI Video Capture and Display
Zynq UltraScale+MPSoC VCU TRD 2019.2 - Xilinx Low Latency PL DDR XV20 SDI Video Capture and Display
More like this
Zynq UltraScale+MPSoC VCU TRD 2019.2 - Xilinx Low Latency PL DDR XV20 HDMI Video Capture and Display
Zynq UltraScale+MPSoC VCU TRD 2019.2 - Xilinx Low Latency PL DDR XV20 HDMI Video Capture and Display
More like this
© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy