ZU+ Example - Minimal RPU Applications


Table of Contents

Introduction

Starting with the 2017.1 release, all PM masters must call the PmInitFinalize() API when they have finished initializing all their slave nodes. Otherwise, the PMU will not power down any slave node (e.g. GPU, DDR, etc.).  The 2017.1 PetaLinux pre-built image contains no RPU application. As a result, the PMU will never receive the PmInitFinalize() API call from the RPU. As a result, when Linux suspends itself, PMU will not power down the FPD.  This can be avoided if the RPU is initially loaded with a minimal application that calls PmInitFinalize(), and then suspends itself.

This example shows how to load this application at boot time, using the PetaLinux pre-built image.

Prerequisites

Before you start, make sure you have done the following:
  • Install and able to run PetaLinux tools.
  • Create a PetaLinux project.
  • Load and boot the pre-built image on your board.
  • Install and able to run the Vivado Design Suite tools.

Now you are ready to add the RPU applications to BOOT.BIN. Please note that the default PetaLinux hardware definition file (HDF) specifies the two RPU cores running in split mode. Therefore, we need to load both R5 cores with their own application and suspend themselves.

Add RPU Apps to BOOT.BIN

  1. CD to the PetaLinux pre-built image folder (e.g. <project folder>/pre-built/linux/images).
  2. Copy boot.bif,release_all_r5-0.elf and release_all_r5-1.elf to this folder.
  3. Run command: "bootgen -arch zynqmp -image boot.bif -w -o BOOT.BIN". (You may need to delete BOOT.BIN first).
  4. Boot pre-built images with the new BOOT.BIN file.

After Linux boots up, you should be able to suspend Linux and see that the FPD is powered down.

The BIF, source and ELF files are in:
MinRpuApp.zip



Configuration Object


Configuration Object file Generated by PetaLinux tool chain and Vivado is attached below: 
pm_cfg_obj.c

Subsystems -
1) Linux Subsystem
Master -
  1. APU
Slaves -
  1. DDR
  2. L2 Cache
  3. OCM Bank 0, 1, 2 and 3
  4. I2C0
  5. I2C1
  6. SD1
  7. QSPI
  8. PL

2) R5-0 Subsystem
Master -
  1. RPU0
Slaves -
  1. TCM Bank 0 - A
  2. TCM Bank 0 - B

3) R5-1 Subsystem
Master -
  1. RPU1
Slaves -
  1. TCM Bank 1 - A
  2. TCM Bank 1 - B


Related Links

© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy