Templates

Xilinx Wiki

Space shortcuts
Xilinx Wiki HomeXilinx.com
Pages
Linux Prebuilt Images
Versal ACAPs
Zynq-7000
Zynq UltraScale+ MPSoC
Zynq UltraScale+ MPSoC Targeted Reference Designs (TRD)
Zynq UltraScale+ MPSoC Example Designs
•
Automatic Speech Recognition on Zynq UltraScale+ MPSoC
•
Zynq UltraScale+ MPSoC Ubuntu part 1 - Running the Pre-Built Ubuntu Image and Power Advantage Tool
•
Zynq UltraScale+ MPSoC Ubuntu part 2 - Building and Running the Ubuntu Desktop From Sources
•
Zynq UltraScale+ MPSoC - 64-bit DDR access with ECC
•
Zynq UltraScale+ MPSoC - System Performance Modelling
•
Zynq UltraScale+ MPSoC - ZCU106 HDMI Example Design
•
Zynq UltraScale+ MPSoC Accelerated Image Classification via Binary Neural Network TechTip
•
Zynq UltraScale+ MPSoC Graphics - 3D Vehicle Model
•
Zynq UltraScale+ MPSoC USB 3.0 CDC Device Class Design
•
Zynq UltraScale+ MPSoC USB 3.0 Mass Storage Device Class Design
•
Zynq UltraScale+MPSoC Graphics- GPU application debugging using ARM Mali Graphics Debugger tool
•
Zynq UltraScale+MPSoC Graphics- GPU Profiling using ARM Streamline performance analyzer
Zynq UltraScale+ MPSoC Power Management
•
Zynq UltraScale+ FSBL
•
PMU Firmware
•
Zynq Ultrascale+: MPSOC BIST and SCUI Guide
•
Traffic Shaping of HP Ports on Zynq UltraScale+
•
USB Device for PL Data Acquisition on Zynq UltraScale+ MPSoC
•
Zynq Ultrascale Plus Restart Solution Getting Started 2018.3
•
Using the JTAG to AXI to test Peripherals in Zynq Ultrascale
•
Programming PL in ZCU102 via FPGA Manager with BIN loaded over FTP
•
USB Debug Guide for Zynq UltraScale+ and Versal Devices
•
USB Boot example using ZCU102 Host and ZCU102 Device
•
Zynq Ultrascale MPSoC Multiboot and Fallback
•
Zynq UltraScale+ MPSoC Non-Secure Boot
•
Zynq UltraScale MPSoC RPU Lock Step Mode
•
Zynq UltraScale MPSOC SMMU
•
Zynq UltraScale+ MPSoC - IPI Messaging Example
•
Zynq UltraScale+ MPSoC - PS Temperature and Voltage Monitor
•
Zynq UltraScale Plus MPSoC - PL Temperature and Voltage Monitor
•
ZynqMP DDRless System
•
Zynq UltraScale+ MPSoC Restart solution
•
Zynq Ultrascale Fixed Link PS Ethernet Demo
•
ZynqMP PMU Firmware Code Size Management
•
Debugging RFDC Linux Application in SDK
•
Zynq UltraScale + MPSoC Ubuntu + VCU + Gstreamer - Building and Running "Ubuntu Desktop" from Sources
•
Zynq UltraScale MPSoC Cache Coherency
MPSoC PS and PL Ethernet Example Projects
•
Zynq UltraScale+ Isolation Configuration
•
Zynq UltraScale+ PS-PCIe Linux Configuration
•
Zynq UltraScale+ PL Masters
reVISION Getting Started Guide
•
TCL script to auto-generate a jtag boot script based on HDF file for Zynq Ultrascale
•
ZU+ Example - Deep Sleep with Periodic Wake-up
•
ZU+ Example - Deep Sleep
•
ZU+ Example - Deep Sleep with PS SysMon in Sleep Mode
•
ZU+ Example - Minimal RPU Applications
•
ZU+ Example - PM Hello World
•
ZU+ Example - Power Off Suspend
ZU+ Example - Typical Power States
•
ZU+ Example - PM Hello World (for Vitis 2019.2 onward)
•
Testing UIO with Interrupt on Zynq Ultrascale
Zynq UltraScale+ RFSoC
MicroBlaze
Linux
Open Source Projects
3rd Party Operating Systems
Baremetal Drivers and Libraries
Embedded Software Tips & Tricks
Boards and Kits
Xilinx Partners
Security
Video Articles
Miscellaneous
Vitis Unified Software Platform
Archive
•
zynq-tools
  1. Xilinx Wiki
  2. Zynq UltraScale+ MPSoC
restrictions.empty

Zynq UltraScale+ MPSoC Example Designs

Created by Forrest Pickett (Unlicensed)
Last updated: Jun 04, 2020 by Terry O'Neal

This page has the list and points to Zynq UltraScale+ MPSoC example designs. An example design is a design that is in a point in time. Meaning done on a Xilinx tool release and not necessarily updated. If the user wants this design example they can use it on the tool release it was created on or take on porting to the desired tool release on their own.

Example Designs

  • Automatic Speech Recognition on Zynq UltraScale+ MPSoC
  • Zynq UltraScale+ MPSoC Ubuntu part 1 - Running the Pre-Built Ubuntu Image and Power Advantage Tool
  • Zynq UltraScale+ MPSoC Ubuntu part 2 - Building and Running the Ubuntu Desktop From Sources
  • Zynq UltraScale+ MPSoC - 64-bit DDR access with ECC
  • Zynq UltraScale+ MPSoC - System Performance Modelling
  • Zynq UltraScale+ MPSoC - ZCU106 HDMI Example Design
  • Zynq UltraScale+ MPSoC Accelerated Image Classification via Binary Neural Network TechTip
  • Zynq UltraScale+ MPSoC Graphics - 3D Vehicle Model
  • Zynq UltraScale+ MPSoC USB 3.0 CDC Device Class Design
  • Zynq UltraScale+ MPSoC USB 3.0 Mass Storage Device Class Design
  • Zynq UltraScale+MPSoC Graphics- GPU application debugging using ARM Mali Graphics Debugger tool
  • Zynq UltraScale+MPSoC Graphics- GPU Profiling using ARM Streamline performance analyzer

{"serverDuration": 27, "requestCorrelationId": "3db12a096c94bb8c"}