Zynq UltraScale MPSoC VCU TRD
The table lists links to the wiki pages of all available versions of the Zynq UltraScale+ VCU TRD, based on the Xilinx ZCU106 development board. The corresponding reference design archive is linked on the respective wiki pages.
The VCU TRD is designed to showcase different use cases that utilize the Video Codec Unit (VCU) hardened IP that is available in the Zynq UltraScale+ EV devices. Each version of the TRD is made up of several design modules that demonstrate different capabilities of the device and assocated IP. For more details, refer to the release-specific pages.
Zynq UltraScale+ MPSoC VCU TRD Versions
- Zynq UltraScale+ MPSoC VCU TRD 2024.1
- Zynq UltraScale+ MPSoC VCU TRD 2023.1
- Zynq UltraScale+ MPSoC VCU TRD 2022.2
- Zynq UltraScale+ MPSoC VCU TRD 2022.1
- Zynq UltraScale+ MPSoC VCU TRD 2021.2
- Zynq UltraScale+ MPSoC ZCU106 VCU Multi-Stream ROI TRD using Avnet Quad Sensor 2021.1
- Zynq UltraScale+ MPSoC ZCU106 VCU HDMI Single-Stream ROI TRD 2021.1
- Zynq UltraScale+ MPSoC VCU TRD 2021.1
- Zynq UltraScale+ MPSoC ZCU104 VCU HDMI ROI 2020.2
- Zynq UltraScale+ MPSoC ZCU106 VCU HDMI ROI TRD 2020.2
- Zynq UltraScale+ MPSoC VCU TRD 2020.2
- Zynq UltraScale+ MPSoC VCU Single Sensor ROI 2020.1
- Zynq UltraScale+ MPSoC VCU HDMI ROI TRD 2020.1
- Zynq UltraScale+ MPSoC VCU TRD 2020.1
- Zynq UltraScale+ MPSoC VCU ROI 2019.2
- Zynq UltraScale+ MPSoC VCU TRD 2019.2
- Zynq UltraScale+ MPSoC VCU TRD - Debugging
- Zynq UltraScale+ MPSoC VCU TRD 2019.1
- Zynq UltraScale+ MPSoC VCU TRD 2018.3
- Zynq UltraScale+ MPSoC VCU TRD 2018.1
- Zynq UltraScale+ MPSoC VCU TRD 2018.2
© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy