Zynq UltraScale MPSoC Base TRD
- Confluence Wiki Admin (Unlicensed)
- Terry O'Neal
- Preetesh Parekh (Unlicensed)
Owned by Confluence Wiki Admin (Unlicensed)
The below table lists links to the wiki pages of all available versions of the Zynq UltraScale+ Base TRD. The corresponding reference design ZIP file and user guide PDF file are linked on the respective wiki page. . ES2 and production silicon versions can be accessed through the public Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit web page.
Note: The ES1 silicon versions are no longer available for download but the wiki instructions are still accessible. Please update to ES2 or production silicon.
Revision History
| Version | Wiki |
| 2020.1 (Production) | Zynq UltraScale+ MPSoC Base TRD 2020.1 Wiki |
2019.2 (Production) | Zynq UltraScale+ MPSoC Base TRD 2019.2 Wiki |
| 2019.1 (Production) | Zynq UltraScale+ MPSoC Base TRD 2019.1 Wiki |
| 2018.3 (Production) | Zynq UltraScale+ MPSoC Base TRD 2018.3 Wiki |
| 2018.2 (Production) | Zynq UltraScale+ MPSoC Base TRD 2018.2 Wiki |
| 2018.1 (Production) | Zynq UltraScale+ MPSoC Base TRD 2018.1 Wiki |
| 2017.4 (ES2 + Production) | Zynq UltraScale+ MPSoC Base TRD 2017.4 Wiki |
| 2017.2 (ES2 + Production) | Zynq UltraScale+ MPSoC Base TRD 2017.2 Wiki |
| 2017.1 (ES2 + Production) | Zynq UltraScale+ MPSoC Base TRD 2017.1 Wiki |
| 2016.4 (ES1+ES2) | Zynq UltraScale+ MPSoC Base TRD 2016.4 Wiki |
| 2016.3 (ES1+ES2) | Zynq UltraScale+ MPSoC Base TRD 2016.3 Wiki |
| 2016.2 (ES1) | Zynq UltraScale+ MPSoC Base TRD 2016.2 Wiki |
| 2016.1 (ES1) | Zynq UltraScale+ MPSoC Base TRD 2016.1 Wiki |
© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy