Title: | Zynq UltraScale+MPSoC VCU TRD 2019.2 - Xilinx Low Latency PL DDR XV20 SDI Video Capture and Display | |
---|---|---|
Owner: | ANIL KUMAR | |
Creator: | ANIL KUMAR | Oct 21, 2019 |
Last Changed by: | Daksha Rohit | Dec 18, 2019 |
Tiny Link: (useful for email) | https://xilinx-wiki.atlassian.net/wiki/x/uADDCg | |
Export As: | Word · PDF |
Incoming Links
Xilinx Wiki (1)
Zynq UltraScale+ MPSoC VCU TRD 2019.2 |
Labels
There are no labels assigned to this page.
Outgoing Links