/
Xilinx PCIe Root and EndPoint

Xilinx PCIe Root and EndPoint

Owned by Tirupathi Korla (Unlicensed)

Table of Contents

Introduction

This page is intended to summarize key details related to PCIe Controllers.

PCIe Driver Information

SNoPCIe DriverDriver

Wiki Page

Reference


Versal
1Versal Adaptive SoC CPM4 Root Port Linux Driverpcie-xilinx-cpm.cVersal Adaptive SoC CCIX-PCIe Module (CPM) Root port Linux driver-
2Versal Adaptive SoC CPM4 Root Port Bare Metal Driver xdmapciePCIe Root Port Standalone driver-
3Versal Adaptive SoC PL-PCIE4
QDMA Bridge Mode Root Port Linux Driver

pcie-xdma-pl.c

From 2024.1 release this file name update to pcie-xilinx-dma-pl.c 

Xilinx QDMA PL PCIe Root Port
4Versal Adaptive SoC PL-PCIE4
QDMA Bridge Mode Root Port Bare Metal Driver 		xdmapciePCIe Root Port Standalone driver
Zynq UltraScale+ MPSoC PS-PCIe
1Linux Driver for PS-PCIe Root Port (ZCU102)pcie-xilinx-nwl.cLinux ZynqMP PS-PCIe Root Port Driverhttps://www.xilinx.com/support/answers/71493.html
2Bare Metal Driver for PS-PCIe Root PortPCIepsu DriverPCIePSU Standalone Driver Wiki-
3Linux Driver for PS-PCIe Endpointzynqmp-pspcie-epdmaZynq UltraScale+ MPSoC PS-PCIe End Point Driver-
4Bare Metal Driver for PS-PCIe EndpointPCIepsu DriverPCIePSU Standalone Driver Wiki-
Zynq Ultrascale+ MPSoC PL-PCIe
 1Linux Drivers for XDMA PL PCIe Root Port (ZCU106)

pcie-xdma-pl.c

From 2024.1 release this file name update to pcie-xilinx-dma-pl.c 

 Xilinx Linux PL PCIe Root Port https://www.xilinx.com/support/answers/72076.html
 3Bare Metal Driver for PL-PCIe Root PortXdmaPCIe DriverPCIe Root Port Standalone driver -
 4Linux Driver for PL-PCIe EndpointNot Supported - -
 5Bare Metal Driver for PL-PCIe EndpointNot Supported - -
 6PL-PCIe RP MSI-X SupportNot Supported - -
     Zynq
 1Linux Driver for PCIe Root Port (ZC706)pcie-xilinx.c Linux Soft PCIe Driver https://www.xilinx.com/support/answers/71494.html
     MicroBlaze
 2

Linux Driver for XDMA Bridge Rootport

pcie-xdma-pl.c


 ZynqMP Linux PL PCIe Root Port Wiki -

Drivers Release Notes

Related content

© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy