Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Design Module #

Project Name

TRD Pre-built images
(rdf0428-zcu106-vcu-trd-2021-1/images)

Description

1

VCU TRD Multi Stream Video Capture and Display

vcu_multistream_nv12

Multi-stream design supporting HDMI-Rx, TPG, MIPI, HDMI-Tx, DP along with showcasing capabilities of VCU

2

PL DDR HLG SDI Audio Video Capture and Display

vcu_sdi_xv20

Design showcasing HLG/Non-HLG Video + 2/8 channels Audio Capture and Display through SDI interface along with the capabilities of VCU with PL DDR supporting 4:2:2 10 bit XV20 format encoding from PS DDR and decoding from PL DDR

3

Multi Stream Audio Video Capture and Display

vcu_audio

Design supporting I2S and HDMI Audio with video capture of HDMI-Rx/MIPI-Rx and showcasing capabilities of VCU

4

10G HDMI Video Capture and Display

vcu_10g

Design showcasing Video stream over 10G Ethernet along with the capabilities of VCU

5

PCIe Encode, Decode and Transcode

vcu_pcie

Design to showcase file transfer from HOST(x86) machine over PCIe interface and encode, decode or transcode it on ZCU106 board having VCU connected as PCIe endpoint and write back the encode, decoded or transcoded data to the HOST machine.

6

PL DDR HDR10 HDMI Video Capture and Display

vcu_plddrv1_hdr10_hdmi
vcu_plddrv2_hdr10_hdmi

VCU based HDMI design to showcase encoding with PS DDR and decoding with PL DDR. It supports the reception and insertion of HDR10 static metadata for HDMI and also DCI4K Feature.

HDR10 PLDDR_V1 TRD corresponds to old PLDDR part   :  MT40A256M16GE-075E
HDR10 PLDDR_V2 TRD corresponds to new PLDDR part :  MT40A256M16LY-062E

7

Xilinx Low Latency PS DDR NV12 HDMI Audio Video Capture and Display

vcu_llp2_hdmi_nv12

VCU based HDMI audio video design to showcase ultra low latency support using Sync IP, encoding and decoding with PS DDR for NV12 format

8

Xilinx Low Latency PL DDR NV16 HDMI Video Capture and Display

vcu_llp2_hdmi_nv16

VCU based HDMI design to showcase ultra low latency support using Sync IP, encoding with PS DDR and decoding with PL DDR for NV16 format

9

Xilinx Low Latency PL DDR XV20 HDMI Video Capture and Display

vcu_llp2_hdmi_xv20

VCU based HDMI design to showcase ultra low latency support using Sync IP, encoding with PS DDR and decoding with PL DDR for XV20 format

10

Xilinx Low Latency PL DDR XV20 SDI Video Capture and Display

vcu_llp2_sdi_xv20

VCU based SDI design to showcase ultra low latency support using Sync IP, encoding with PS DDR and decoding with PL DDR for XV20 format

11

Quad Sensor MIPI CSI Video Capture and HDMI Display

This Design Module is discontinued in 2021.1 VCU TRD release.

...