2023.2 Release Notes for Open Source Components

This page provides details on the 2023.2 release information such as new features and bug fixes for all of the AMD Open Source Components. 

New Features

Each "Component Name" has a link to respective pages. For more details refer to individual pages.

Component Name

Platform/SoC Supported

Feature Description

Component Name

Platform/SoC Supported

Feature Description

Linux Kernel and Drivers

  • MicroBlaze

  • Zynq 7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

Linux:

  • Flash protection support in OSPI driver

  • 1G/10G switching IP support

  • EXTTS support in PTP Timer Syncer driver and PHC device/index support in PL Ethernet and PTP Timer Syncer drivers

  • Flash protection support in OSPI driver

Baremetal, FreeRTOS:

  • PM frame work support in BareMetal Drivers and FreeRTOS

  • Versal QSPI feedback clock check support

U-Boot

  • Zynq UltraScale+ MPSoC

  • Versal

ZynqMP:

  • Added support for Winbond W25Q256JWFIM

ZynqMP/Versal:

  • Added support for lock/unlock for all QSPI flash parts

All:

  • Upstreamed U-Boot SPI driver remaining's w.r.t dual-parallel and dual-stacked flashes.

Trusted Firmware-A(TF-A) (old name Arm Trusted Firmware (ATF))

  • Zynq UltraScale+ MPSoC

  • Versal

Versal:

  • DDR address reservation in DTB at runtime

  • Added support for SMCC ARCH SOC ID

  • Switch to xlat_v2

  • Replace IRQ array with switch case

  • Added support to get chipid

  • Fixed IPI calculation

  • Setup local/remote id in header

ZynqMP:

  • Setup local/remote id in header

PetaLinux

  • Zynq UltraScale+ MPSoC

  • Versal

PetaLinux Tool Features:

  • NFS root support for MB

  • Automated boot flow when user select any available memory in design

  • Automated HBM boot flow 

  • Segmented boot flow template support in PetaLinux tools

  • Removed OS support for Ubuntu 20.04 LTS and 20.04.1 LTS versions
    Added OS support for Ubuntu 20.04.6 LTS, 22.04.2 LTS version
    Added OS support for OPEN SUSE Leap 15.4 and Add OS support for AlmaLinux 9.1 version

  • Added Config option to specify Inherit conf file used to generate the Yocto machine conf file using gen-machine-conf.

  • Added Config option to specify additional MACHINEOVERRIDES to generate the machine conf file.

  • Password recovery mechanism in PetaLinux without rebuilding. 

  • Migrated to use the New FPGA manager template classes from PetaLinux (UG1144 has details)

PetaLinux BSP FEATURES:

  • KD240 starter kit flat BSP

  • K24C flat PetaLinux BSP

  • VEK280 PRE-PROD BSP with new eth phy

  • Removed ZCU1275 and ZCU1285 BSPs

  • Default boot out of HBM for VHK158 prod BSP

Device-tree Generation (DTG)

  • Zynq UltraScale+ MPSoC

  • Versal

  • DCMAC support in DTG

  • DTG support for new segmented boot flow for Versal

PLM (Platform Loader and Manager)

  • Versal

  • IPI Message Filtering

  • PLM debug improvements

  • Boot time estimation updates

  • Decoupling support

Security

  • Versal

  • Authentication time reduction

  • P256 curve support for ECDSA

  • PUF key Registration/Regeneration support from Linux

Xen

  • Zynq UltraScale+ MPSoC

  • Versal

  • Xen port to Cortex-R52 with SMP support

  • Full PL011 emulation for guest VMs

  • Virtio support with unprivileged backends

QEMU

  • Zynq UltraScale+ MPSoC

  • Versal

ZynqMP:

  • Support for KV240 board and KV Carrier Card emulation

  • Support for KD240 board and KD Carrier card emulation

Versal:

  • Support for co-simulation with the VEK280 board

  • Support for SV07, SV09, SV15, SV58, H08, H20, H25, H40, V80

  • Support for S48, M25, M35, M39, M40, M45, M47, M49, M69, M70

Platform Management (XilPM)

  • Versal

  • Versal SSIT - secondary SLR Sysmons temperature aggregation in primary

  • IOCTL API in PLM to put DDR in self-refresh on-demand to comply with JEDEC spec to power of LPDDR4

  • Enhance PM_QUERY API to support querying MIO attributes

  • Enhance AIE_OPS IOCTL to support memory zeroization at a more granular level of data mem/program mem.

AI Engine 

  • Versal* (AI Core Series)

  • Support resource management on Shim tiles

  • Added DMA and AIE2 specific status dump

  • Measure AIE tile kernel utilization

  • Control user space access on clock-gated tiles

Yocto

  • MicroBlaze

  • Zynq 7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

SysMon

  • Zynq UltraScale+ MPSoC

  • Versal

  • Copy SSIT device temperatures into PMBUS accessible register to allow max temperature to be exposed on PMBUS

  • Fan Speed Control from the PS

  • Baremetal Drivers converted to Decoupling flow

  • SMWIP Register support

OpenAMP and Libmetal

  • Zynq UltraScale+ MPSoC

  • Versal

  • Support Vitis-NG for building libraries & demos

DfxMgr

  • Zynq UltraScale+ MPSoC

  • SIHA shell streaming interconnect driver

  • Checking UID/PID of accelerators before loading

XilSEM

  • Versal

  • XilSEM Client: Added Support for FreeRTOS, R5-Split mode

  • Added IPI message filtering for XilSEM commands.

Multimedia

  • Versal-AE

Support for VDU Auto instance selection

HLS Video IPs

  • Zynq UltraScale+ MPSoC

HLS IP: 

Support the YUV 420_8 3planar format for Frame Buffer Write IP and Frame Buffer Read IP.

Bare-Metal:

  • Support the YUV 420 3planar format for Frame Buffer Write IP driver and example application.

  • Support the YUV 420 3planar format for Frame Buffer Read IP driver and example application.

PL Connectivity Video IPs

  • Zynq UltraScale+ MPSoC

  • Versal

Bare-Metal:

  • Support the HF-SCDB in EDID Parser for HDMI v2.1 Tx driver.

  • Support the configurable VTEM Packet for HDMI 2.1 Tx driver.

Linux Drivers:

  • Support the HDCP1.4 TX Linux Driver for DisplayPort

  • Support the HDCP2.2 RX Linux Driver for Display Port

  • Support the HDCP1.4 RX Linux Driver for HDMI Subsystem.

Bug Fixes

Each "Component Name" has a link to respective pages. For more details refer to individual pages.

Component Name

Platform/SoC Supported

Feature Description

Component Name

Platform/SoC Supported

Feature Description

PetaLinux

  • MicroBlaze

  • Zynq 7000

  • Zynq UltraScale+ MPSoC

  • Versal

  • Corrected the .gitignore file in PetaLinux project as it has incorrect path as /components/plnx_workspace and /components/yocto

  • Fixed almalinux-8.7 has not been validated with this version of build system warning

  • Fixed mkfs.vfat utility issue by using it from dosfstools instead of busybox as busybox one provides minimal functionality.

PetaLinux

  • Documentation

  • Corrected the export Yocto environment variables section in UG1144

  • The current PetaLinux supported fpgamanager_dtg_dfx template will create a .dtsi file only if the rm.xsa has any memory mapped PL IPs. The above note is missing while explaining the "fpgamanager_dtg_dfx" template so added note in UG1144.

  • Updated documentation for MicroBlaze lite and MicroBlaze full properties.

  • Removed  petalinux-config --defconfig option from UG1144 as this was removed from PetaLinux tool.

Linux Kernel and Drivers

  • MicroBlaze

  • Zynq 7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Fix for an issue with PL bitstream loading at Linux with DDR > 4GB.

  • Fixed an issue with Zynq Cortex-A9 baremetal cache API Xil_DCacheInvalidateRange() where it is going into infinite loop when USE_AMP flag is set. 

  • Fixed a BSP compilation issue for Zynq UltraScale+ Cortex-A53 BSP in 32-bit mode.

  • Fixed a compiler optimization issue in baremetal xilfpga library.

  • freertos10_xilinx: Save FPU context by default for ARM ports

  • Fixed a compilation issue with baremetal tmr inject low level example.

  • Fixed an issue FreeRTOS interrupt example on Zynq UltraScale+ when xiltimer is enabled.

  • Fixed macb timestamp failure due to packet padding

  • Fixed TSN EP and TEMAC probe path for error conditions

  • Fixed ZynqMP NAND HW-ECC read issue

  • Fixed Zynq QSPI dual-stack chip selection issue

  • Fixed Zynq QSPI data protect issue with W25Q128FW and IS25WP064A flash part

  • Fixed Zynq QSPI Issue with EAR support

  • Fixed Versal OSPI Intermittent failure observed with DAC mode read/write

  • Fixed Versal feedback clock check in QSPI BareMetal driver

Trusted Firmware-A(TF-A) (old name Arm Trusted Firmware (ATF))

  • Zynq UltraScale+ MPSoC

  • Versal

  • zynqmp: fix sdei arm_validate_ns_entrypoint

U-Boot

  • Zynq 7000

  • Zynq UltraScale+ MPSoC

  • Versal

  • spi: zynqmp_qpsi: Enabled invalidate_cache for ZynqMP and Versal

  • xilinx: versal: Do not setup boot_targets if driver is not enabled

  • clk: zynqmp: Added GEM RX and TSU clocks to return register

  • clk: zynqmp: Added set_rate support for GEM RX and TSU clks

  • clk: Do not return error when assigned-clocks is empty or missing

  • env: Fix default environment saving issue

  • zynqmp: config: Added proper dependencies for USB

  • net: zynq_gem: Do not hardcode the MDC clock divisor

  • spi: zynqmp_qspi: Change flush cache to invalidate cache

  • mtd: spi-nor: Send write enable cmd before write to SR2

  • usb: xhci: Work-around to fix the USB halted endpoint issues

Device-tree Generation (DTG)

  • MicroBlaze

  • Zynq 7000

  • Zynq UltraScale+ MPSoC

  • Versal

  • Corrected memory node generation for Versal in DTG if channel has the same prefix Ex: C*_DDR_CH2 C*_DDR_CH2_1

  • DTG will create .dtsi file only if the rm.xsa has any memory mapped PL IPs so added  note  DTG wiki.

  • Provided workaround for "Reference to non-existent node or label "phy1"" error in DTG wiki

  • Corrected the video pipeline endpoint generation when TPG IP exists in pipeline.

  • Fixed "axi_switch" references when it is connected between TPG and video frame  buffer.

  • Provided a patch for 2022.2 DTG fails to build with MRMAC IP

  • Generating the CPU nodes based on the design as it was failed for xczu2cg device as it has 2 CPU cores only

  • Added missing properties Video PHY controller IP in DTG

  • Added required properties for DP TX and DP RX IPs 

QEMU

  • MicroBlaze

  • Zynq UltraScale+ MPSoC

  • Versal

ZynqMP:

  • Corrected the DPDMA audio channel interrupt generation in the display port model

  • Updatef SO-DIMM SPD data for correcting FSBL boot

  • Corrected guest-error log in the eFuse model

Versal:

  • Corrected the reset of EFUSE_PGM_ADDR and EFUSE_RD_ADDR registers in the eFUSE model

  • Corrected 128 bit key loading in the AES model

  • Corrected EMIO propagation to the SystemC wrapper

  • Corrected guest-error log in the eFuse model

  • (VEK280): Correct the flash model type to mt35xu02gbba

  • (VHK158): Correct the HBM memory mapping 

MicroBlaze:

  • AXI Ethernet (MicroBlaze KCU105): Corrected the link up reporting in the PHY model

  • MDIO: Corrected 16 bit read and write accesses

PLM (Platform Loader and Manager)

  • Versal

XilLoader:

  • Fixed compilation error when PLM_SECURE_EXCLUDE enabled

  • Deprecated copy to memory option

  • Added specific error codes for KAT failure cases

  • Doxygen fixes

  • Placed ECDSA in reset and clear RAM when PLM_ECDSA_EXCLUDE is not defined

Secure Libraries

  • Zynq 7000

  • Zynq UltraScale+ MPSoC

  • Versal

XilSKey (Zynq7000, Zynq UltraScale+):

  • Fixed MISRA-C violations

XilSecure:

  • Security review fixes 

  • Placed ECDSA in reset when PLM_ECDSA_EXCLUDE is not defined

  • Fixed wrong Hash length input validation

  • Fixed ECDSA boot failure on QEMU

  • Removed TRNG driver from Xilsecure library in server mode only client is available

  • Intimate user if data context is lost

  • Error out disallowed CPU modes

  • Handling endianness in ECDSA examples

  • Initialize KeySizeInWords to avoid invalid value in case of glitch

  • Fixed HMAC security review comments

  • Check StatusTmp instead of Status

  • Throw an error when AES/SHA is already in use

  • Fixed doxygen warnings

  • Fixed HIS COMF Violations

  • Fixed NO_EFFECT coverity warning

  • Fixed MISRA C violations

XilNVM:

  • Security review fixes 

  • Fixed GCC warnings

  • Added versioning to the library

  • Removed gaps in NVM API IDs

  • Cleared AES keys on stack

  • Added missing else check in XNvm_EfuseReadPpkHash 

  • Convert Endianness of DME user key before eFuse write

XilPUF:

  • Security review fixes 

  • Fixed HIS_COMF violation

  • Store PUF AUX after shifting 

  • Fixed compilation issue for xilpuf_client_example 

  • Fixed coverity warning

  • Doxygen warning fixes 

  • Fixed PUF auxiliary convergence error 

  • Fixed bugs in xilpuf examples 

  • Fixed passing efuse cache value

PMUFW (Platform Management Unit Firmware)

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • None

Zynq UltraScale+ FSBL

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Fixed prints mixup issue when only UART used in system

XilSEM

  • Versal

  • None

Yocto

  • MicroBlaze

  • Zynq 7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Fixed gvim binaries do not generate when you compile vim recipe with X11 distro features.

  • Fixed PACKAGECONFIG (qemu-usermode) warnings which are observed in 2023.1 SDT builds.

  • Fixed missing libopencv_ts libraries in sysroot for SDK development.

  • Fixed bitstream-extraction warnings which are observed in 2023.1 SDT builds.

  • Fixed ROS control packagegroup as it was setup incorrectly.

  • Included ROS base packagegroup to demo and control packagegroup.

  • Fixed below meta-ros package build issues.

    • hardware-interface

    • transmission-interface

    • controller-interface

    • controller-manager

    • controller-manager-msgs

    • contol-msgs

    • turtlesim

    • xarco

  • Fixed missing ros_setup.sh when packagegroup-petalinux-ros-control is included in IMAGE_INSTALL.

  • Fixed missing PRE_BOOTENV in boot.cmd.sd.zynqmp script.

  • Fixed WKS_FILE_DEPENDS doesn't take into account with IMAGE_BOOT_FILES installed names.

  • In xilinx-bootbin use '-arch versal' instead of '-arch versalnet' for versa-net machine files.

  • Fixed "xmuilt version" and "qemu checksum"  warnings for kv260 starter kit builds.

  • Removed dependency on embeddedsw components in kria wic image.

  • Removed unused IMAGE_FSTYPES from kria build.

  • Removed unused packages in kria-image-full-cmdline image recipe.

  • Fixed kria-qpsi u-boot do_compile build failures.

  • Fixed packagegroup-petalinux-self-hosted dnf install issue for Zynq 7000.

  • Removed baremetal and freertos dtb files from SDT build fitimage.

  • Fixed MicroBlaze build issue with systemd enabled.

  • Fixed YAML_DT_BOARD_FLAGS for kc705 machine configuration file.

  • Fixed KRIA QSPI image recipe builds initramfs unnecessarily causing significantly increase in build time.

  • Removed BOARD MACHINEOVERRIDES in machine conf and recipes files.

  • Fixed recipes are rebuilding when not necessary.

  • Fixed kconfig-frontends warning about /usr/include path.

  • Obsoleted run-postinsts workaround fix from meta-petalinux layer as this is fixed in upstream.

AIE Driver

  • Versal

  • Replaced the zeroization calls with zynqpm API's in kernel

  • Fixed Gated Tile in AIEML Linux flow

  • Fixed discrepancy in Sysfs BD metadata for CORE tile of AIE2

  • Fixed runtime mode trace issue due to incomplete information in aie_event_runtime_config.json

  • Added an API to configure edge detection events

  • Changed _AIEARCH_ name to _AIE_ARCH_

  • Fixed compilation warning

Related Links

© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy