2022.2 Release Notes for Open Source Components

This page provides details on the 2022.2 release information such as new features and bug fixes for all of the Xilinx Open Source Components. 

Table of Contents

PetaLinux 2022.2 New Features

Each "Component Name" has a link to respective pages. For more details refer to individual pages.

Component Name

Platform/SoC Supported

Feature Description

Component Name

Platform/SoC Supported

Feature Description

Yocto

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Versal Classic SoC fpgamanager bitbake class support

  • Zynqmp DFX fpgamanager bitbake class support

  • Support for ROS2 humble meta layer (Zynqmp, Versal)

  • Support for Kria SOM and Starter Kit QSPI, SD card image and SDK/sysroot build

  • Initial Versal Net support

FS-Boot

Zynq-7000 FSBL

Zynq UltraScale+ FSBL

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

 

PMUFW (Platform Management Unit Firmware)

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

 

PLM (Platform Loader and Manager)

  • Versal

Versal PLM/Security features:

  • Error Management

  • SSIT PLM – PLM Communication

  • Version Management in PLM, Tools

  • Boot time estimator (PCIe, DFx)

  • Secure lockdown

  • Tamper trigger and response support

  • Image Selector POC for Versal

Versal Net PLM/Security features:

  • In-Place PLM Update

  • OCP key generation

  • TRNG feature (XilSecure)

  • Provisioning requirements (XilNVM, XilPUF)

  • FIPS requirements

  • Side channel resistance

  • Deterministic build requirements

Secure Libraries and Drivers

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

 

Trusted Firmware-A(TF-A) (old name Arm Trusted Firmware (ATF))

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

Zynq UltraScale+:

  • Added support for xck24 silicon

  • Fix for section `coherent_ram' will not fit in region RAM

Versal :

  • Handoff params can be fetched using IPI

Versal Net:

  • Allow running over QEMU platform

U-Boot

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

Versal:

  • Added support for switching to EL1 and loading EL1 application

  • Enabled power domain driver in Versal and Zynq UltraScale+

  • Enabled reset driver in Versal and Zynq UltraScale+

Zynq UltraScale+:

  • Fixed USB detection issues in dynamic config

  • Fixed subsystem reboot issue in USB.

Versal Net:

  • Added support for Versal Net in U-Boot

Device-tree Generation (DTG)

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

General:

  • Added Classic SOC support for Versal

  • Wide concat block supported in DTG

Versal Net:

  • Added support for Versal Net

Linux Kernel and Drivers

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

Linux:

  • Added support for Versal OCM EDAC

  • Added support for GEM Common MDIO bus probe handling

  • Classic SoC boot support for Versal

 

OpenAMP and Libmetal

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • A72 libmetal port added for baremetal

VCU (Video Codec Unit)

  • Zynq UltraScale+ MPSoC

 

QEMU

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Versal Net support

  • Versal Tamper register model and ROM response emulation

  • Added support for multiple Versal devices

Xen

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Virtual TPM support for Xen guests (Secure/Measured Boot)

  • Automatic generation of device assignment configurations with Lopper/ImageBuilder

  • Xen available on Kria SOMs

  • System errors/events notification path via Xen to Doms

BSP, Drivers and Libraries

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

Baremetal Drivers:

  • Added support to read PMU counters for ARMv8 (Cortex-A53, Cortex-A72)

  • Added support for SMBus in PS-I2C controller

  • Added support for OSPI WP feature of the Micron OSPI flash device

Versal Net:

  • Added FreeRTOS Support for  Cortex-R52 and Cortex-A78.

  • Baremetal BSP support for Cortex-R52 and Cortex-A78.

AI Engine (AIE)

  • Versal* (AI Core Series)

 

DFXMGR

  • Kria/Zynq UltraScale+ MPSoC

  • New API for clients to get accelerator device nodes

XilSEM

  • Versal

  • Linux (APU) based client interface for error notification

  • SSIT support

  • Support for tandem and DFx designs

  • CDO command version information for compatibility check in BootGen

  • Reference example for EBD (Essential Bits Data) classification

  • XilSEM utilizing software triggered PLM event management framework

Multimedia

  • Zynq UltraScale+ MPSoC 

  • VCU Encoder support insertion of IDR frame dynamically in GDR mode.

Platform Management (XilPM)

  • Zynq UltraScale+ MPSoC

  • HBM Temperature Monitoring

  • DDR modelling 

  • New CDO commands to support NoC Clock gating use-cases

  • IOCTL secure register access support on SSIT devices

  • Temperature based Adaptive Voltage Scaling (for -2LI parts)

  • Versal Net support for pre-cfg housecleaning sequences

  • Versal Net support for power-up, power-down, reset of processors & memories

PetaLinux 2022.2 Bug Fixes

Each "Component Name" has a link to respective pages. For more details refer individual pages.

Component Name

Platform/SoC Supported

Bug Description

Yocto

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

All:

  • Added support for U-boot user specified dts by setting below variables in local.conf file:
    UBOOT_USER_SPECIFIED_DTS:pn-u-boot-xlnx = "versal-vck190-revA-x-ebm-01-revA"
    This will fetch user specified dts from from u-boot repo path u-boot-xlnx/arch/arm/dts/versal-vck190-revA-x-ebm-01-revA.dts when user doesn't want to use EXT_DTB from device-tree recipes.

Versal:

  • extract-cdo: Avoid directly populating ${DEPLOY_DIR_IMAGE}

    • This created problems when images are deployed from sstate cache.  

      • Issue can be avoided by extracting the xilinx-bootbin boot.bin file into the extract-cdo build dir ${B} and deployed from the output from ${B}

    • Commit adjusted to change extraction directory vs copying the boot.bin

    • Updated the summary to better reflect what this is doing, as well as the do_compile comment

    • Disabled (noexec) the do_install as this is not a target package

Zynq-7000:

  • meta-xilinx: Clean up vendor specific machine configuration files

    • Add new metal-xilinx-vendor layer which supports vendor specific machine configuration files, device-tree, kernel, platform-init etc.

  • Moved below vendor machine conf files, dt and related configs from meta-xilinx-bsp and meta-xilinx-contrib to meta-xilinx-vendor layer.

    • microzed-zynq7.conf

    • minized-zynq7.conf

    • picozed-zynq7.conf

    • zedboard-zynq7.conf

    • zybo-zynq7.conf

    • zybo-linux-bd-zynq7.conf

    • ultra96-zynqmp.conf

  • Obsoleted qemu-zynq7, s3adsp1800-qemu-microblazeeb, v350-versal and vc-p-a2197-00-versal from meta-xilinx-bsp layer

    • Users should use zynq-generic.conf for zynq7000. qemu boot should be functionally equivalent to qemu-zynq7

  • Added new MAINTAINERS.md file and move maintainers

  • Updated README.md file for supported board machines files in meta-xilinx-bsp, meta-xilinx-contrib and meta-xilinx-vendor layers

  • Disabled old drm kernel patches for zybo-linux-bd-zynq mahcine in meta-xilinx-contrib layer as these patches doesn't apply on 5.x
    kernel, if we don't hear from patch submitter we will remove these patches from meta-xilinx-contrib layer.

  • Removed drm kernel cache metadata for zybo-linux-bd-zynq7 machine as these configs are already available in xilinx_zynq_defconfig.

  • Fixed build issue for u-boot by changing PREFERRED_PROVIDER_virtual/bootloader from u-boot to u-boot-xlnx.

  • Added meta-xilinx-vendor to bblayers.conf.sample

FS-Boot

Zynq-7000 FSBL

Zynq UltraScale+ FSBL

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

 

PMUFW (Platform Management Unit Firmware)

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • PinCtrl API support for enabling/disabling MIO tristate and bug fixes​

  • Disabled CRC/Parity Retry feature for self-refresh cases due to limitations in hardware​

  • Bug fixes related to Ethernet wake-up

  • Bug fixed related to overlay config object loading

PLM (Platform Loader and Manager)

  • Versal

  • XilPM: Fixed AIE2 and VDU pre-cfg sequences

  • XilPM: Fixed bugs in PCSR lock/unlock sequences

  • XilPM: Fixes related to PLDx handling

  • XilPM: Fixed XRAM handling during PM_INIT_FINALIZE

Secure libraries and drivers

  • Versal

  • Zynq UltraScale+ MPSoC

 

Trusted Firmware-A(TF-A)(old name Arm Trusted Firmware (ATF))

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Zynq UltraScale+/Versal : Deprecated xilspd in 2022.2

  • Zynq UltraScale+ : Fixed the size issue on TF-A

  • Zynq UltraScale+ : Fixed KV260 AFI Driver not translating Device Tree Settings Correctly

U-Boot

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Fixed issue of detecting USB when subsystem reboot is issued

  • Added Write disable command for each Write enable command in SPI-NOR framework

  • Fixed a issue of detecting USB flash drive when connected behind USB hub along with low speed devices like keyboard and mouse

  • Enabled generic reset driver

  • Enabled power domain driver

  • Add default offset for redundant environment variables

  • Added support to load and execute EL1 application by switching from EL2 to EL1

Device-tree Generation (DTG)

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Removed phy-type property as it was deprecated in 2022.1

    • Updated phy-mode as USXGMII for USXGMII IP

  • Fixed handling of multiple IPs connected to axi_switch

  • Added DMA property in mixer node when inputs IPs are connected

  • Fixed syntax errors when there are multiple Ethernet IPs present in the design

  • Enabled EDAC drivers, DDRMC nodes based on ECC status set to true

  • Enhanced VCAP node when it is connected through axi_broadcaster

Linux Kernel and Drivers

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Fixed an issue of kernel panic with AXI USB gadget driver while working with mass storage device

  • Fixed issues in cache maintenance APIs Xil_DCacheFlushRange and Xil_DCacheInvalidateRange for Zynq Cortex-A9.

  • Fixed GEM power management for systems with common MDIO bus.

  • Fixed crash issues during Dynamic loading/unloading

  • Fixed GEM One step PTP Sync support

OpenAMP and Libmetal

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

 

VCU (Video Codec Unit) / Multimedia 

  • Zynq UltraScale+ MPSoC 

  • Fixed race condition when destroying the channel

  • Fixed wrong computation of iMaxSlices at decoder side, due to which several channel variables are computed wrong and decoder was crashing

  • Handled SDI input cable disconnect and reconnect scenarios based on video locking/unlocking event

  • Fixed NULL pointer dereference in ALSA framework while setting DAI data for AMD Xilinx DP audio based use cases

QEMU

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

  • Versal PMC: Make the SBI keyhole aperture 64KB

  • Interrupt Controller: arm_gicv3_redist: Add an exception to allow group0 SIG

  • remote-port-proto: Only perform one be16toh on the master_id

Xen

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

 

Libdfx

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

 

BSP, Drivers and Libraries

  • MicroBlaze

  • Zynq-7000

  • Zynq UltraScale+ MPSoC

  • Zynq UltraScale+ RFSoC

  • Versal

 

XilSEM

Versal

  • Reduced GT arbitration timeout from 100ms to 1ms.

  • Added GT arbitration timeout notifications to R5 instead of maintaining status bit in NPI status register

  • Improved NPI descriptor processing where PLD node entries are cleared XilPM initialization commands

  • UG643 updates: elaborate error codes in IPI responses

Image Recovery (SOM Kria)

Zynq UltraScale+ MPSoC 

 

Related Links

© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy