This article describes a user friendly way to analyze the performance of the memory controller by reading the APMs within the PS of ZynqMPSoC with Vitis. Secondly, this article provides an example of utilizing the ATGs to model AXI traffic from the PL. This article targets the Zynq Ultrascale+ MPSoC family, however the principles here may be applied toward other device families.
...