Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

Table of Contents

Introduction

...

  • Repeated start after a read transfer is not supported by this controller. A warning is given when this condition is detected by the driver.
  • The following are the controller errata:
  • Missing glitch filter.
  • I2C Master Generates Invalid Read Transactions
  • Missing I2C Master Completion Interrupt.
  • Timing requirement violations
    • I2C - Standard Mode running faster than 90 kHz violates tHD; STA timing requirement.
    • I2C - Fast Mode running faster than 384kHz violates tLOW; STA timing requirement.
    • I2C - Fast Mode running faster than 384 kHz violates tBUF; STA timing requirement.
  • I2C Missing Arbitration On Repeated Start.
  • Multi-master configuration works only if all the participating masters are operating at the same frequency.

Important AR links

  • Zynq-7000 AP SoC, I2C - Missing Glitch Filter Implementation in Zynq PS I2C Controller AR# 61861
  • Zynq-7000 AP SoC, I2C - I2C Master Generates Invalid Read Transactions AR# 61664
  • Zynq-7000 AP SoC, I2C - Missing I2C Master Completion Interrupt AR# 61665
  • Zynq-7000 AP SoC, I2C - I2C Missing Arbitration on Repeated Start AR# 60695
  • Zynq-7000 AP SoC, I2C - Standard Mode running faster than 90 kHz violates tHD; STA timing requirement AR# 59366
  • Zynq-7000 AP SoC, I2C - Fast Mode running faster than 384kHz violates tLOW; STA timing requirement AR# 60693
  • Zynq-7000 AP SoC, I2C - Fast Mode running faster than 384 kHz violates tBUF; STA timing requirement AR# 60694

...

ChangeLog

2023.2

  • None

2023.1

Summary

  • Support PEC for SMBus block read
  • Add standard bus recovery support
  • Fix regression with bus recovery

Commits

9fdf6d9i2c: cadence: Support PEC for SMBus block read

58b9242i2c: cadence: Add standard bus recovery support

8bfd4eci2c: cadence: Fix regression with bus recovery

2022.2

Summary

  • Change large transfer count reset logic to be unconditional

Commits

42ab616i2c: cadence: Change large transfer count reset logic to be unconditional

2022.1

Summary

  • Add IRQ check
  • Fix reference leak when pm_runtime_get_sync fails

Commits

ed35515i2c: cadence: add IRQ check

b14b31fi2c: cadence: fix reference leak when pm_runtime_get_sync fails


Related Links
None