Axi Performance Monitor standalone

This page gives an overview of the bare-metal driver support for the Xilinx® LogiCORE ™ IP AXI Performance Monitor (axi_perf_mon) soft IP

Table of Contents

AXI Performance Monitor has the capability to measure major performance metrics (for AXI4, AXI4-Lite or AXI4-Stream based systems) such as bus latency for specific master/slave, amount of memory traffic for specific duration etc.

Driver Sources

The source code for the driver is included with the Vitis Unified Software Platform installation, as well as being available in the Xilinx Github repository. 

Driver Name

Path in Vitis

Path in Github


<Vitis Install Directory>/data/embedded/XilinxProcessorIPLib/drivers/axipmon

Note: To view the sources for a particular release, use the rel-version tag in github.  For example, for the 2020.1 release, the proper version of the code is:

The driver source code is organized into different folders.  The table below shows the axipmon driver source organization. 



Provides the API and data structure details


Driver .tcl , .mdd and .yaml files


Example applications that show how to use the driver features


Driver source files make and cmakelists file

Note: AMD Xilinx embeddedsw build flow is changed from 2023.2 release to adapt to the new system device tree based flow. For further information, refer to the wiki page Porting embeddedsw components to system device tree (SDT) based flow - Xilinx Wiki - Confluence (

The .yaml(in data folder) and CMakeLists.txt(in src folder) files are needed for the System Device Tree based flow. The Driver .tcl and .mdd files are for the older build flow which will be deprecated in the future.

Driver Implementation

For a full list of features supported by this IP, please refer TRM


  1. Software triggered IO mode (STIG) up to 8-bytes of data transfers.
  2. Indirect DMA reads.
  3. Local SRAM to reduce AHB overhead.
  4. Supports SDR and DDR protocols.
  5. Programmable master mode clock frequencies.
  6. Programmable peripheral selects (chip select).
  7. Support for Single and Octal instructions.
  8. Interrupts and polled based operations.

Known Issues and Limitations

  • Macronix flash works only up to 150MHz.

Example Applications

Refer to the driver examples directory for various example applications that exercise the different features of the driver. Each application is linked in the table below. The following sections describe the usage and expected output of the various applications.  These example applications can be imported into the Vitis IDE from the Board Support Package  settings tab. 

Links to Examples

Examples Path:

Test Name

Example Source

APM Polled mode example


This examples does basic APM reads  in Polled mode.
APM Interrupt mode example


This examples does basic APM read in Interrupt mode.
OCM Polled mode example


This examples does monitors the ocm interface Polled mode.

Example Application Usage

APM interrupt example
APM is used in the interrupt mode example can be tested by selecting xaxipmon_intr_example.c
Refer to more information.
Xilinx Zynq MP First Stage Boot Loader
Release 2021.1 May 4 2021 - 08:06:56
PMU-FW is not running, certain applications may not be supported.
PMU Firmware 2021.1 May 4 2021 08:06:56
PMU_ROM Version: xpbr-v8.1.0-0
Successfully ran AXI Performance Monitor Interrupt Example

This examples does basic read and write test from the flash device in Interrupt mode.

APM polled example
APM polled example can be tested by selecting xaxipmon_polled_example.c from the driver.
Refer to more information.
Xilinx Zynq MP First Stage Boot Loader
Release 2020.1 May 7 2020 - 14:17:34
Successfully ran AXI Performance Monitor Polled Example

APM ocm example
APM ocm example can be tested by selecting xaxipmon_ocm_example.c from the driver.
Expected Output
Xilinx Zynq MP First Stage Boot Loader
Release 2020.1 May 7 2020 - 14:17:34
OCM APM Monitor results
Write Transaction Count : 1
Write Byte Count : 4
Read Transaction Count : 1
Read Byte Count : 16
Successfully ran AXI Performance Monitor OCM Example

Refer to more information.

© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy