/
Zynq UltraScale MPSoC Base TRD 2017.2 - Design Module 1
Zynq UltraScale MPSoC Base TRD 2017.2 - Design Module 1
Zynq UltraScale MPSoC Base TRD 2017.2 - Design Module 1
Table of Contents
Design Overview
This design module showcases the following:
- Boot APU only
- FSBL, ATF, U-boot, PMU-FW
- APU OS: SMP Linux
- Ethernet via FTP/SCP
- Serial console via UART0
- File system via SD, USB or SATA
- Standard Linux applications on rootfs
Design Components
- petalinux_bsp
- zynqmp_fsbl
- pmufw
- bl31
- u-boot
- kernel
- device tree (zcu102-base-dm1.dtsi)
- rootfs
Build Flow Tutorials
Petalinux BSP
This tutorial shows how to build the Linux image and boot image using the PetaLinux build tool.
- Configure the PetaLinux project.
% cd $TRD_HOME/apu/petalinux_bsp % petalinux-config --oldconfig
- Select the device-tree matching design module 1 and build all Linux image components
% cd project-spec/meta-user/recipes-bsp/device-tree/files/ % cp zcu102-base-dm1.dtsi system-user.dtsi % petalinux-build % cd -
- Create a boot image.
% cd images/linux % petalinux-package --boot --bif=dm1.bif --force
- Copy the generated boot image and Linux image to the dm1 SD card directory.
% mkdir -p $TRD_HOME/images/dm1 % cp BOOT.BIN image.ub $TRD_HOME/images/dm1
Run Flow Tutorial
- See here for board setup instructions.
- Copy all the files from the $TRD_HOME/images/dm1 SD card directory to a FAT formatted SD card.
- Power on the board to boot the images; make sure all power rail LEDs are lit green.
- The user can now see Linux boot on the serial console:
References
- How to mount a USB3 or SATA hard drive:
http://www.wiki.xilinx.com/SATA
http://www.wiki.xilinx.com/Zynq+Ultrascale+MPSOC+Linux+USB+device+driver (under host mode)
Return to the Design Tutorials Overview.
, multiple selections available,
Related content
Zynq UltraScale+ MPSoC VCU TRD 2024.1
Zynq UltraScale+ MPSoC VCU TRD 2024.1
More like this
Zynq UltraScale+ MPSoC VCU TRD 2024.1 - Run and Build Flow
Zynq UltraScale+ MPSoC VCU TRD 2024.1 - Run and Build Flow
More like this
Zynq UltraScale MPSoC SMMU
Zynq UltraScale MPSoC SMMU
More like this
Zynq Ultrascale MPSoC Multiboot and Fallback
Zynq Ultrascale MPSoC Multiboot and Fallback
More like this
Zynq UltraScale+ Isolation Configuration
Zynq UltraScale+ Isolation Configuration
More like this
2022.2 Release Notes for Open Source Components
2022.2 Release Notes for Open Source Components
More like this
© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy