Spaces
Apps
Templates
Create
Xilinx Wiki
Space shortcuts
Xilinx Wiki Home
Xilinx.com
Pages
Linux Prebuilt Images
Versal ACAPs
Zynq-7000
Zynq UltraScale+ MPSoC
Zynq UltraScale+ RFSoC
MicroBlaze
Linux
Open Source Projects
3rd Party Operating Systems
Baremetal Drivers and Libraries
Embedded Software Tips & Tricks
Boards and Kits
Xilinx Partners
Security
Video Articles
Miscellaneous
Vitis Unified Software Platform
Archive
•
Solution Zynq PL Programming
•
PetaLinux Getting Started
•
Building Android 4.2.2 BSP on ZC702
•
Android 4.2.2 On Zynq Getting Started Guide
•
Zynq-7000 XADC to PS App Note
•
Qt & Qwt Build Instructions (Qt 5.4.2, Qwt 6.1.2)
•
Zynq AXI XADC App Note
•
XAPP1078 Latest Information
•
Board bring up using pre-built images
•
Boards And Kits Install Guide
•
Boards and Kits Voucher Licensing
•
Boot Pre-Built Avnet ZedBoard Image
•
Boot Pre-Built Xilinx ZC-702 image
•
Bootgen Changes from 2016.4 to 2017.1
•
Debug Application
•
Debugging PowerPC Kernel Boot Problems
•
Install and run applications through Smart on target
•
Self hosting using smart
•
Doom on Xen Demo
•
XAPP1079 Latest Information
Zynq 7000 SoC
•
USB Host System Setup
•
xapp1026 lwIP applications
TRD Archives
Technical Articles
•
Zc702 Linux
•
Zynq Linux
•
ZCU102 Cross Trigger Debug
MPSoc
•
MPSoC FreeRTOS Development
•
MPSoC Linux Application Development
•
MPSoC Power Management
•
MPSoC Petalinux Software Development
•
MPSoC SLCR Registers
•
Zynq Linux pl330 DMA
•
Zynq AMS Post Processing in PL App Note
•
Validating a master AXI4 interface using the Verification IP as a slave
•
Validating a master AXI4 interface using the Verification IP as a slave (part 2)
•
Using the AXI4 VIP as a master to read and write to an AXI4-Lite slave interface
•
Zynq App Debug
•
Getting Started With Yocto using Repo to build RPM Packages
•
Getting started with Yocto Xilinx layer
•
Yocto OSL Image build
•
Zynq-7000 SoC
•
SOM boot in qemu
•
zynq-tools
Xilinx Wiki
Archive
MPSoc
restrictions.empty
MPSoC SLCR Registers
Created by
Confluence Wiki Admin (Unlicensed)
Sep 24, 2018
MPSoC SLCR Registers
Table of Contents
Zynq UltraScale+ MPSoC SLCR Registers
Secure Full Power Domain SLCR (FPD_SLCR_SECURE)
IOU SLCR Registers (IOU_SLCR)
IOU Secure SLCR Registers (IOU_SLCR_SECURE)
Low Power Domain SLCR (LPD_SLCR)
Secure Low Power Domain SLCR (LPD_SLCR_SECURE)
Related Links
Zynq UltraScale+ MPSoC SLCR Registers
Secure Full Power Domain SLCR (FPD_SLCR_SECURE)
IOU SLCR Registers (IOU_SLCR)
IOU Secure SLCR Registers (IOU_SLCR_SECURE)
Low Power Domain SLCR (LPD_SLCR)
Secure Low Power Domain SLCR (LPD_SLCR_SECURE)
Related Links
Zynq Ultrascale+ MPSoC Register Reference
Like
{"serverDuration": 20, "requestCorrelationId": "21fa67954f440215"}